• [email protected]
  • +971 507 888 742
Submit Manuscript
SciAlert
  • Home
  • Journals
  • Information
    • For Authors
    • For Referees
    • For Librarian
    • For Societies
  • Contact
  1. Asian Journal of Scientific Research
  2. Vol 8 (3), 2015
  3. 278-290
  • Online First
  • Current Issue
  • Previous Issues
  • More Information
    Aims and Scope Editorial Board Guide to Authors Article Processing Charges
    Submit a Manuscript

Asian Journal of Scientific Research

Year: 2015 | Volume: 8 | Issue: 3 | Page No.: 278-290
DOI: 10.3923/ajsr.2015.278.290

Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

Article Trend



Total views 246

Authors


Siva Janakiraman

Country: India

K. Thenmozhi

Country: India

John Bosco Balaguru Rayappan

Country: India

Rengarajan Amirtharajan

Country: India

Keywords


  • ARM
  • compiler optimization
  • embedded security
  • hardware security
  • Light weight steganography
Research Article

Light Weight Steganography on RISC Platform-Implementation and Analysis

Siva Janakiraman, K. Thenmozhi, John Bosco Balaguru Rayappan and Rengarajan Amirtharajan
The emergence of modern digitization has resulted in versatility to eradicate the divergence among the forms of information travel flanked by the users. This paper presents a pliable approach for the erratic block size selection in an impulsive mode to boost the level of sophistication in stego algorithm. An ingrained formula for key exchange, suggested in the algorithm combines the benefit of cryptography adjoining with steganography. In contrast to the usual implementations using generic software and personal computers, the suggested software development has been intense on an embedded device LPC 2378 with the RISC architecture that includes extensive support for networking through on-chip modules supporting ethernet and CAN protocols. The focal plan of this work includes elimination of key exchange for data encryption and improving the security to a massive level without compromising the image quality and embedding capacity. This endeavor shows the aptness of embedded hardware for stego implementations using an image carrier that makes soaring demand on memory; the extremely inhibited resource of embedded devices. The efficiency of the algorithm in maintaining image quality has been measured using the metrics MSE and PSNR. The enhancement in performance of embedded software, in terms of speed and code size have been analyzed under sophisticated compiler tools from KEIL MDK and IAREW.
PDF Fulltext XML References Citation

How to cite this article

Siva Janakiraman, K. Thenmozhi, John Bosco Balaguru Rayappan and Rengarajan Amirtharajan, 2015. Light Weight Steganography on RISC Platform-Implementation and Analysis. Asian Journal of Scientific Research, 8: 278-290.

DOI: 10.3923/ajsr.2015.278.290

URL: https://scialert.net/abstract/?doi=ajsr.2015.278.290

Related Articles

Suitability of Using Symmetric Key to Secure Multimedia Data: An Overview
Steganography-Time to Time: A Review
Why Image Encryption for Better Steganography
Cover as Key and Key as Data: An Inborn Stego
Audio Fingerprint Indicator in Embedded Platform: A Way for Hardware Steganography

Leave a Comment


Your email address will not be published. Required fields are marked *

Useful Links

  • Journals
  • For Authors
  • For Referees
  • For Librarian
  • For Socities

Contact Us

Office Number 1128,
Tamani Arts Building,
Business Bay,
Deira, Dubai, UAE

Phone: +971 507 888 742
Email: [email protected]

About Science Alert

Science Alert is a technology platform and service provider for scholarly publishers, helping them to publish and distribute their content online. We provide a range of services, including hosting, design, and digital marketing, as well as analytics and other tools to help publishers understand their audience and optimize their content. Science Alert works with a wide variety of publishers, including academic societies, universities, and commercial publishers.

Follow Us
© Copyright Science Alert. All Rights Reserved