Citation to this article as recorded by
Fault-tolerant medical imaging system with quintuple modular
redundancy (QMR) configurations Journal of Ambient Intelligence and Humanized Computing |
NMR configurations with novel majority voter circuits to mask multiple module faults Journal of Ambient Intelligence and Humanized Computing |
Fault Tolerant Carry Save Adders - A NMR Configuration Approach 2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT) |
Minimal Test Coverage of SSFs for the Majority Voters of TMR Configuration 2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT) |
VLSI Design Course through Online Educational Tools during the COVID-19 Pandemic 2021 Third International Conference on Inventive Research in Computing Applications (ICIRCA) |
Revisiting the Utility of Transmission Gate and Passtransistor Logic Styles in CMOS VLSI Design 2021 3rd International Conference on Signal Processing and Communication (ICPSC) |
How to cite this article
V. Elamaran and Har Narayan Upadhyay, 2015. CMOS VLSI Design of Low Power SRAM Cell Architectures with New TMR: A Layout Approach. Asian Journal of Scientific Research, 8: 466-477.
DOI: 10.3923/ajsr.2015.466.477
URL: https://scialert.net/abstract/?doi=ajsr.2015.466.477
DOI: 10.3923/ajsr.2015.466.477
URL: https://scialert.net/abstract/?doi=ajsr.2015.466.477