V. Elamaran
Department of ECE, SEEE, SASTRA University, Thanjavur, Tamil Nadu, India
Har Narayan Upadhyay
Department of ECE, SEEE, SASTRA University, Thanjavur, Tamil Nadu, India
PDF Fulltext XML References Citation
How to cite this article
V. Elamaran and Har Narayan Upadhyay, 2015. CMOS VLSI Design of Low Power SRAM Cell Architectures with New TMR: A Layout Approach. Asian Journal of Scientific Research, 8: 466-477.
DOI: 10.3923/ajsr.2015.466.477
URL: https://scialert.net/abstract/?doi=ajsr.2015.466.477
DOI: 10.3923/ajsr.2015.466.477
URL: https://scialert.net/abstract/?doi=ajsr.2015.466.477