Chunliang Wang
College of Information Engineering, Capital Normal University, Beijing, China
Weigong Zhang
College of Information Engineering, Capital Normal University, Beijing, China
Ya Li
College of Information Engineering, Capital Normal University, Beijing, China
Zhe Deng
College of Information Engineering, Capital Normal University, Beijing, China
ABSTRACT
This article is based on the UM-BUS which is a high-speed dynamic reconfigurable serial Bus, design the test system and application a USB 3.0 port. The test system can collect the data in the case does not affect the transmission characteristics under un-filter monitor function; inject the fault mechanism according to bus protocol specially use the failure test mode; at last through the USB 3.0 or PCI-E realize the high-speed transmission with computer or relation facilities. In addition, the design also comes with a storage function, the overall data acquisition and storage process in the case of without relying on computer.
PDF References Citation
How to cite this article
Chunliang Wang, Weigong Zhang, Ya Li and Zhe Deng, 2013. Design and Application of USB 3.0 on UM-BUS Test System. Journal of Applied Sciences, 13: 4393-4398.
DOI: 10.3923/jas.2013.4393.4398
URL: https://scialert.net/abstract/?doi=jas.2013.4393.4398
DOI: 10.3923/jas.2013.4393.4398
URL: https://scialert.net/abstract/?doi=jas.2013.4393.4398
REFERENCES
- Li, J. and J.W. Wang, 2011. PCI express interface design and verification based on Spartan-6 FPGA. Proceedings of the 12th IEEE International Conference on Communication Technology, November 11-14 2010, Nanjing, pp: 305-307.
CrossRef - Zhen, X., 2011. A design of PCI target interface based on FPGA. Adv. Mater. Res., 186: 342-347.
CrossRefDirect Link - Heidi, F., M. Geruso and M. Wetzel, 2006. A survey of high speed bus technologies for data movement in ATE systems. Proceedings of the IEEE System Readiness Tecnnology Conference on Autotestcon, September 18-21, 2006, Anaheim, CA., pp: 655-657.
CrossRef