Journal of Applied Sciences1812-56541812-5662Asian Network for Scientific Information10.3923/jas.2010.3051.3059MarimuthuC.N.ThangarajP.1220101023The performance analysis of various multiplier architectures are compared in terms of power, delay and area occupation in the view of low-power low-voltage signal processing for low-frequency applications. A novel practical approach has been set up to investigate and graphically represent the mechanisms of glitch generation and propagation. It is found that spurious activity is a major source of power dissipation in multipliers. Measurements point out that the shorter full-adder chains in the Wallace multiplier dissipates less energy than as compare to other longer full-adder chains traditional array multipliers. The benefits of transistor sizing are also evaluated. In this study transmission gates combined with static CMOS circuits to reduce glitches in Wallace multiplier architecture is proposed to improve the energy-efficiency as compare to traditional array architecture. The reduced number of Vdd-to-ground paths, reduced glitches due to level restoring gates, the equalized internal signal delay and shortening of full adder chains are the unique techniques used to reduce power dissipation in proposed transmission gate based Wallace multipliers as compare to prior designs.]]>Agrawal, V.D.,1997Alioto, M. and G. Palumbo,2002Buergin, F., F. Carbognani, N. Felber, H. Kaeslin and W. Fichtner,2006Carbognani, F., F. Buergin, N. Felber, H. Kaeslin, W. Fichtner,2006Carbognani, F., F. Buergin, N. Felber, H. Kaeslin and W. Fichtner,2008Chang, J.H., J. Gu and M. Zhang,2005Chen, K.H. and Y.S. Chu,2007Chong, K.S., B.H. Gwee and J.S. Chang,2005Mahant-Shetti, S.S., P.T. Balsara and C. Lemonds,1999Mosch, P., G.V. Oerle, S. Menzl, N. Rougnon-Glasson, K.V. Nieuwenhove and M. Wezelenburg,2000Shams, A.M., T.K. Darwish and M.A. Bayoumi,2002Sobelman, G. and D. Raatz,1995Sulistyo, J. and D. Ha,2003Uppalapati, S., M.L. Bushnell and V.D. Agrawal,2005Wallace, C.S.,1964