<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article
  PUBLIC "-//NLM//DTD Journal Publishing DTD v2.0 20040830//EN" "http://dtd.nlm.nih.gov/publishing/2.0/journalpublishing.dtd">
<article xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:mml="http://www.w3.org/1998/Math/MathML" article-type="research-article" dtd-version="2.0" xml:lang="EN">

  <front>

    <journal-meta>

      <journal-title>Information Technology Journal</journal-title>

      <issn pub-type="ppub">1812-5638</issn>

      <issn pub-type="epub">1812-5646</issn>

      <publisher>

        <publisher-name>Asian Network for Scientific Information</publisher-name>

      </publisher>

    </journal-meta>


    <article-meta>

      <article-id pub-id-type="doi">10.3923/itj.2013.2382.2389</article-id>


      <title-group>

        <article-title><![CDATA[General Optimization Algorithm for Capacitor Voltage Balance of Multilevel Inverters]]></article-title>

      </title-group>


      <contrib-group>

        <contrib contrib-type="author" xlink:type="simple">


          <name name-style="western">

            <surname>Wu</surname>

            <given-names>Wei</given-names>

          </name>


          <name name-style="western">

            <surname>Jiang</surname>

            <given-names>Jian-Guo</given-names>

          </name>


          <name name-style="western">

            <surname>Liu</surname>

            <given-names>He</given-names>

          </name>


        </contrib>

      </contrib-group>


      <pub-date pub-type="collection">




        <month>12</month>


        <year>2013</year>

      </pub-date>


      <volume>12</volume>

      <issue>12</issue>


      <abstract><![CDATA[<p>A simple equivalent circuit of multilevel inverters to predict the deviation of node voltages was analyzed and the capacitor voltage imbalance mechanism of diode clamped multilevel inverter was analyzed. An optimization algorithm of Space Vector Pulse Width Modulation (SVPWM) for capacitor voltage balance of diode clamped multilevel inverters is presented. This algorithm predicts the deviation of node voltages for different operation modes to develop an optimization algorithm to minimize the voltage deviation among different capacitors. This algorithm selects the best switch combinations during each switching cycle to reach node voltage balance. This algorithm is naturally applicable to inverters with an arbitrary number of levels. The simulation and experimental results verify the correctness of this algorithm.</p>]]></abstract>


    </article-meta>

  </front>


  <ref-list>




      <ref id="1144243">

        <label>1</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Colak, I., E. Kabalci and R. Bayindir,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2011</year>

          <article-title><![CDATA[Review of multilevel voltage source inverter topologies and control schemes.]]></article-title>

          <source>Energy Convers. Manage.,</source>

          <volume>52</volume>

          <fpage>1114</fpage>

          <lpage>1128</lpage>

        </citation>

      </ref>


















      <ref id="1144246">

        <label>2</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Xia, C.L., X. Gu, T.N. Shi and Y. Yan,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2011</year>

          <article-title><![CDATA[Neutral-point potential balancing of three-level inverters in direct-driven wind energy conversion system.]]></article-title>

          <source>IEEE Trans. Energy Convers.,</source>

          <volume>26</volume>

          <fpage>18</fpage>

          <lpage>29</lpage>

        </citation>

      </ref>


















      <ref id="1144248">

        <label>3</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Hochgraf, C. and R.H. Lasseter,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>1997</year>

          <article-title><![CDATA[A transformer-less static synchronous compensator employing a multi-level inverter.]]></article-title>

          <source>IEEE Trans. Power Delivery,</source>

          <volume>12</volume>

          <fpage>881</fpage>

          <lpage>887</lpage>

        </citation>

      </ref>


















      <ref id="1144251">

        <label>4</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Mishra, M.K., A. Joshi and A. Ghosh,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2003</year>

          <article-title><![CDATA[Control schemes for equalization of capacitor voltages in neutral clamped shunt compensator.]]></article-title>

          <source>IEEE Trans. Power Delivery,</source>

          <volume>18</volume>

          <fpage>538</fpage>

          <lpage>544</lpage>

        </citation>

      </ref>


















      <ref id="1144254">

        <label>5</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Akagi, H., H. Fujita, S. Yonetani and Y. Kondo,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2008</year>

          <article-title><![CDATA[A 6.6-kV transformer less STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V 10-kVA laboratory model.]]></article-title>

          <source>IEEE Trans. Ind. Appl.,</source>

          <volume>44</volume>

          <fpage>672</fpage>

          <lpage>680</lpage>

        </citation>

      </ref>


















      <ref id="1144257">

        <label>6</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Hasegawa, K. and H. Akagi,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2011</year>

          <article-title><![CDATA[A new Dc-voltage-balancing circuit including a Single Coupled Inductor for a five-level diode-clamped PWM inverter.]]></article-title>

          <source>IEEE Trans. Ind. Appl.,</source>

          <volume>47</volume>

          <fpage>841</fpage>

          <lpage>852</lpage>

        </citation>

      </ref>


















      <ref id="1144259">

        <label>7</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Sano, K. and H. Fujita,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2008</year>

          <article-title><![CDATA[Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters.]]></article-title>

          <source>IEEE Trans. Ind. Appl.,</source>

          <volume>44</volume>

          <fpage>1768</fpage>

          <lpage>1776</lpage>

        </citation>

      </ref>


















      <ref id="1144261">

        <label>8</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Seo, J.H., C.H. Choi and D.S. Hyun,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2001</year>

          <article-title><![CDATA[A new simplified space-vector PWM method for three-level inverters.]]></article-title>

          <source>IEEE Trans. Power Electron.,</source>

          <volume>16</volume>

          <fpage>545</fpage>

          <lpage>549</lpage>

        </citation>

      </ref>


















      <ref id="1144263">

        <label>9</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Lee, Y.H., B.S. Suh and D.S. Hyun,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>1996</year>

          <article-title><![CDATA[A novel PWM scheme for a three-level voltage source inverter with GTO thyristors.]]></article-title>

          <source>IEEE Trans. Ind. Appl.,</source>

          <volume>32</volume>

          <fpage>260</fpage>

          <lpage>268</lpage>

        </citation>

      </ref>


















      <ref id="1144265">

        <label>10</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Celanovic, N. and D. Boroyevich,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2000</year>

          <article-title><![CDATA[A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters.]]></article-title>

          <source>IEEE Trans. Power Electron.,</source>

          <volume>15</volume>

          <fpage>242</fpage>

          <lpage>249</lpage>

        </citation>

      </ref>


















      <ref id="1144267">

        <label>11</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Dou, Z., T.H. Zhang and Y. Ling,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2008</year>

          <article-title><![CDATA[SVPWM and neutral-point-potential balance control of three-level NPC rectifier.]]></article-title>

          <source>Electron. Power Autom. Equip.,</source>

          <volume>28</volume>

          <fpage>65</fpage>

          <lpage>69</lpage>

        </citation>

      </ref>


















      <ref id="1144269">

        <label>12</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Lewicki, A., Z. Krzeminski and H. Abu-Rub,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2011</year>

          <article-title><![CDATA[Space-vector pulsewidth modulation for three-level npc converter with the neutral point voltage control.]]></article-title>

          <source>IEEE Trans. Ind. Electron.,</source>

          <volume>58</volume>

          <fpage>5076</fpage>

          <lpage>5086</lpage>

        </citation>

      </ref>


















      <ref id="1144270">

        <label>13</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Hatti, N., Y. Kondo and H. Akagi,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2008</year>

          <article-title><![CDATA[Five-Level diode-clamped PWM converters connected back-to-back for motor drives.]]></article-title>

          <source>IEEE Trans. Ind. Appl.,</source>

          <volume>44</volume>

          <fpage>1268</fpage>

          <lpage>1276</lpage>

        </citation>

      </ref>


















      <ref id="1144272">

        <label>14</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Pan, Z. and F.Z. Peng,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2009</year>

          <article-title><![CDATA[A sinusoidal PWM method with voltage balancing capability for diode-clamped five-level converters.]]></article-title>

          <source>IEEE Trans. Ind. Appl.,</source>

          <volume>45</volume>

          <fpage>1028</fpage>

          <lpage>1034</lpage>

        </citation>

      </ref>


















      <ref id="1144274">

        <label>15</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Ishida, T., K. Matsuse, T. Miyamoto, K. Sasagawa and L. Huang,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2002</year>

          <article-title><![CDATA[Fundamental characteristics of five-level double converters with adjustable dc voltages for induction motor drives.]]></article-title>

          <source>IEEE Trans. Ind. Electron.,</source>

          <volume>49</volume>

          <fpage>775</fpage>

          <lpage>782</lpage>

        </citation>

      </ref>


















      <ref id="1144276">

        <label>16</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Saeedifard, M., R. Iravani and J. Pou,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2009</year>

          <article-title><![CDATA[A space vector modulation strategy for a back-to-back five-level HVDC converter system.]]></article-title>

          <source>IEEE Trans. Ind. Electron.,</source>

          <volume>56</volume>

          <fpage>452</fpage>

          <lpage>466</lpage>

        </citation>

      </ref>


















      <ref id="1144282">

        <label>17</label>

        <citation citation-type="journal" xlink:type="simple">

          <person-group person-group-type="author">

            <name name-style="western">

              <surname>Busquets-Monge, S., S. Alepuz and J. Bordonau,</surname>

              <given-names></given-names>

            </name>

          </person-group>

          <year>2011</year>

          <article-title><![CDATA[A bidirectional multilevel boost buck DC converter.]]></article-title>

          <source>IEEE Trans. Power Electron.,</source>

          <volume>26</volume>

          <fpage>2172</fpage>

          <lpage>2183</lpage>

        </citation>

      </ref>
















  </ref-list>

</article>

