| |
Balasubramaniyan, A., S. Saravanan and H.N. Upadhyay, 2013. Run-length based efficient compression for system-on-chip. J. Artif. Intel., 6: 107-111.
CrossRef | Direct Link |
Saravanan, S. and H.N. Upadhyay, 2012. Achieving low power test pattern by efficient compaction method for soc design. J. Artif. Intel., 5: 244-248.
CrossRef | Direct Link |
Wang, I.C., 2012. Cost reduction in supply chain management by shorter purchasing lead-time: A case study of flexible printed circuit boards. J. Applied Sci., 12: 271-278.
CrossRef |
|
|
Citation to this article as recorded by 
|
|
|
|
