Research Article
Achieving Low Power Test Pattern By Efficient Compaction Method For SoC Design
School of Computing (SOC), SASTRA University, Thanjavur-613401, India
Har Narayan Upadhyay
School of Electrical and Electronics Engineering, SASTRA University, Thanjavur-613401, India