Research Article
CMOS VLSI Design of Low Power SRAM Cell Architectures with New TMR: A Layout Approach
Department of ECE, SEEE, SASTRA University, Thanjavur, Tamil Nadu, India
Har Narayan Upadhyay
Department of ECE, SEEE, SASTRA University, Thanjavur, Tamil Nadu, India