Asian Science Citation Index is committed to provide an authoritative, trusted and significant information by the coverage of the most important and influential journals to meet the needs of the global scientific community.  
ASCI Database
308-Lasani Town,
Sargodha Road,
Faisalabad, Pakistan
Fax: +92-41-8815544
Contact Via Web
Suggest a Journal
Journal of Engineering and Applied Sciences
Year: 2017  |  Volume: 12  |  Issue: 12 SI  |  Page No.: 9430 - 9435

Design and Implementation of Memory-Based Pipelined FFT Architecture for Complex-Valued Signals

Amit Kumar, Adesh Kumar, Manish Pandey and Aakanksha Devrari    

Abstract: This research study proposes a novel architecture for a memory based pipelined fast fourier transform for a complex-valued signals which is based on radix-2 Decimation-In-Frequency (DIF) algorithm. A method of stage partition for a Complex Fast Fourier Transform (CFFT) to minimize the computation clock cycles and maximize the utilization of the Processing Element (PE) is proposed. In addition to this the CFFT architecture can also support more PEs in two dimensions as well. As compared to the previous research, the suggested CFFT processors have fewer computation cycles and lower hardware usage. ISE Xilinx 12.2 tool in verilog language has been utilized for designing and simulation.

Fulltext    |   Related Articles   |   Back
  Related Articles

Copyright   |   Desclaimer   |    Privacy Policy   |   Browsers   |   Accessibility