Submit Manuscript

Journal of Artificial Intelligence

Year: 2012 | Volume: 5 | Issue: 4 | Page No.: 186-192
Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

Article Trend

Total views 501

Search

Authors

G. Dinesh Babu

N. Nalla Anandakumar

D. Muralidharan

Keywords

Research Article

Countermeasures Against DPA Attacks on FPGA Implementation of AES

G. Dinesh Babu, N. Nalla Anandakumar and D. Muralidharan
Even a highly secured algorithm that proves to be mathematically secured has a possibility to leak secret information, like key, thus stored while implementing them in hardware platform. This study focuses on the necessity to prevent such leakage by making some changes in the algorithm in such a way that the functionality of the algorithm is unaltered thereby assuring the possibility of attacks are greatly reduced. This study discusses the Field Programmable Gate Array (FPGA) implementation of the Advanced Encryption Standard (AES) with countermeasures against Differential Power Analysis (DPA) attacks. The study proposes two different countermeasure methods: register swapping and random recharging. As a result, it shows that these countermeasures increase the complexity of attack.
PDF Fulltext XML References Citation

Leave a Comment

Your email address will not be published. Required fields are marked *