HOME JOURNALS CONTACT

Asian Journal of Scientific Research

Year: 2008 | Volume: 1 | Issue: 4 | Page No.: 464-469
DOI: 10.3923/ajsr.2008.464.469
Glitch Free and Cascadable Adiabatic Logic for Low Power Applications
N. Siva Sankara Reddy, M. Satyam and K. Lal Kishore

Abstract: There have been several reports in literature on realization of adiabatic circuits. In our investigations we propose a family of adiabatic circuits which consist of two branches and which enable control of charging and discharging of the capacitive load only by the input signal alone, work with single time varying supply and with no need of complementary inputs unlike in most of the adiabatic circuits reported in literature. A mathematical expression has been developed to explain the energy dissipation in our adiabatic inverter circuit. Measurements of energy drawn, energy recovered and dissipated have been carried out through simulation and they agree well with those obtained from the theoretical expression. In the proposed circuit, the input and output logic levels are approximately the same and can be used for building cascaded logic circuits. The energy saving in this family is to the tune of 50% compared to CMOS circuits constructed with similar circuit parameters, up to 250 MHz.

Fulltext PDF Fulltext HTML

How to cite this article
N. Siva Sankara Reddy, M. Satyam and K. Lal Kishore, 2008. Glitch Free and Cascadable Adiabatic Logic for Low Power Applications. Asian Journal of Scientific Research, 1: 464-469.

Related Articles:
© Science Alert. All Rights Reserved