Subscribe Now Subscribe Today
Science Alert
 
Blue
   
Curve Top
Journal of Applied Sciences
  Year: 2014 | Volume: 14 | Issue: 14 | Page No.: 1623-1627
DOI: 10.3923/jas.2014.1623.1627
 
Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

A Novel Low Power Adder-Subtractor using Efficient XOR Gates

V. Elamaran, G. Rajkumar, S. Singh Rajpurohit and R. Anooj Krishnan

Abstract:
VLSI system and design trend is moving away from speed constraint to power due to the rapid technology evolution growth in the portable consumer electronics market. The operational time of consumer electronic products are highly limited due to limited backup time of batteries. A novel adder-subtractor using XOR gates which are in turn designed with less number of transistors is implemented. Modification of XOR gate portion in a adder-subtractor using minimum number of transistors is the key idea for the design. In future, a study of modification of the entire circuitry involved in the design will be implemented. A comparison of the results with traditional adder-subtractor using conventional CMOS approach using Electronic Design Automation (EDA) tools like DSCH (Digital Schematic) and Microwind layout tools using BSIM4 MOSFET model in 0.12 μm technology is obtained. Results show that all the three approaches are better than a conventional approach by comparing power, speed and layout area.
PDF Fulltext XML References Citation Report Citation
 RELATED ARTICLES:
  •    Low Power Digital Barrel Shifter Datapath Circuits Using Microwind Layout Editor with High Reliability
  •    A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems
  •    New Low-leakage Flip-flops with Power-gating Scheme for Ultra-low Power Systems
  •    Leakage Tolerant, Noise Immune Domino Logic for Circuit Design in the Ultra Deep Submicron CMOS Technology for High Fan-in Gates
  •    A New Leakage Power Reduction Technique for CMOS VLSI Circuits
How to cite this article:

V. Elamaran, G. Rajkumar, S. Singh Rajpurohit and R. Anooj Krishnan, 2014. A Novel Low Power Adder-Subtractor using Efficient XOR Gates. Journal of Applied Sciences, 14: 1623-1627.

DOI: 10.3923/jas.2014.1623.1627

URL: https://scialert.net/abstract/?doi=jas.2014.1623.1627

COMMENT ON THIS PAPER
 
 
 

 

 
 
 
 
 
 
 
 
 

 
 
 
 
 
 
 

Curve Bottom