Subscribe Now Subscribe Today
Science Alert
 
Blue
   
Curve Top
Journal of Applied Sciences
  Year: 2009 | Volume: 9 | Issue: 14 | Page No.: 2613-2618
DOI: 10.3923/jas.2009.2613.2618
 
Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

High Degree of Testability Using Full Scan Chain and ATPG-An Industrial Perspective

Mamun B.I. Reaz, Weng F. Lee, Nor H. Hamid, Hai H. Lo and Ali Y.M. Shakaff

Abstract:
This study describes an efficient design methodology from an industrial perspective on utilizing Register Transfer Level (RTL) coding style, full scan chain implementation and Automatic Test Pattern Generation (ATPG) to achieve a high percentage of testability in the final Integrated Circuit (IC). The design methodology involves using an ASIC design flow with scan insertion and scan stitching performed after synthesis with scan flops set as don’t_use during synthesis process. Based on this method of ASIC design flow with the RTL coding style and guideline, an in-house 64 bit processor core that executes 3 instructions per cycle, is implemented with 0.35 micron process technology with a single scan chain of 4600 flip-flops, achieving an ATPG pattern for stuck-at at 100% test coverage and 99.81% fault coverage. Thus, creating high testability coverage with the ATPG pattern can be achieved by having a fully synchronous design using the proposed RTL coding style and full scan chain implementation. This study also describes the work around methods used when dealing with cost reduction involving reduction of test pin on the IC chip package.
PDF Fulltext XML References Citation Report Citation
 RELATED ARTICLES:
  •    Run-Length Based Efficient Compression for System-on-Chip
  •    Achieving Low Power Test Pattern By Efficient Compaction Method For SoC Design
  •    Cost Reduction in Supply Chain Management by Shorter Purchasing Lead-time: A Case Study of Flexible Printed Circuit Boards
How to cite this article:

Mamun B.I. Reaz, Weng F. Lee, Nor H. Hamid, Hai H. Lo and Ali Y.M. Shakaff, 2009. High Degree of Testability Using Full Scan Chain and ATPG-An Industrial Perspective. Journal of Applied Sciences, 9: 2613-2618.

DOI: 10.3923/jas.2009.2613.2618

URL: https://scialert.net/abstract/?doi=jas.2009.2613.2618

COMMENT ON THIS PAPER
 
 
 

 

 
 
 
 
 
 
 
 
 

 
 
 
 
 
 
 

Curve Bottom