Subscribe Now Subscribe Today
Science Alert
Curve Top
Journal of Artificial Intelligence
  Year: 2013 | Volume: 6 | Issue: 1 | Page No.: 107-111
DOI: 10.3923/jai.2013.107.111
Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

Run-Length Based Efficient Compression for System-on-Chip

A. Balasubramaniyan, S. Saravanan and Har Narayan Upadhyay

Large test data volume is one of the major problems in the emerging System-on-Chip (SoC) and this can be reduced by test data compression techniques. Variable-to-variable length compression is one among the test data compression techniques. This study demonstrates a variable-to-variable length based compression technique called Run-Length based Efficient Compression. The patterns which are selected for doing compression can be partitioned into blocks having equal width. The partitioned blocks can be compared with the adjacent one and can be merged. A control code is used to denote the number of blocks merged. The proposed method can be tested by calculating the effect of compression on larger ISCAS’89 benchmark circuits.
PDF Fulltext XML References Citation Report Citation
  •    High Degree of Testability Using Full Scan Chain and ATPG-An Industrial Perspective
  •    Parallel Circular-Scan Architecture
How to cite this article:

A. Balasubramaniyan, S. Saravanan and Har Narayan Upadhyay, 2013. Run-Length Based Efficient Compression for System-on-Chip. Journal of Artificial Intelligence, 6: 107-111.

DOI: 10.3923/jai.2013.107.111






Curve Bottom