• [email protected]
  • +971 507 888 742
Submit Manuscript
SciAlert
  • Home
  • Journals
  • Information
    • For Authors
    • For Referees
    • For Librarian
    • For Societies
  • Contact
  1. Journal of Artificial Intelligence
  2. Vol 6 (1), 2013
  3. 107-111
  • Online First
  • Current Issue
  • Previous Issues
  • More Information
    Aims and Scope Editorial Board Guide to Authors Article Processing Charges
    Submit a Manuscript

Journal of Artificial Intelligence

Year: 2013 | Volume: 6 | Issue: 1 | Page No.: 107-111
DOI: 10.3923/jai.2013.107.111

Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

Article Trend



Total views 349

Search


Authors


A. Balasubramaniyan

Country: India

S. Saravanan

Country: India

Har Narayan Upadhyay

Country: India

Keywords


  • filling techniques
  • block merging
  • control code
  • run-length codes
  • test data compression
  • System-on-chip
Research Article

Run-Length Based Efficient Compression for System-on-Chip

A. Balasubramaniyan, S. Saravanan and Har Narayan Upadhyay
Large test data volume is one of the major problems in the emerging System-on-Chip (SoC) and this can be reduced by test data compression techniques. Variable-to-variable length compression is one among the test data compression techniques. This study demonstrates a variable-to-variable length based compression technique called Run-Length based Efficient Compression. The patterns which are selected for doing compression can be partitioned into blocks having equal width. The partitioned blocks can be compared with the adjacent one and can be merged. A control code is used to denote the number of blocks merged. The proposed method can be tested by calculating the effect of compression on larger ISCAS’89 benchmark circuits.
PDF Fulltext XML References Citation

How to cite this article

A. Balasubramaniyan, S. Saravanan and Har Narayan Upadhyay, 2013. Run-Length Based Efficient Compression for System-on-Chip. Journal of Artificial Intelligence, 6: 107-111.

DOI: 10.3923/jai.2013.107.111

URL: https://scialert.net/abstract/?doi=jai.2013.107.111

Related Articles

High Degree of Testability Using Full Scan Chain and ATPG-An Industrial Perspective
Parallel Circular-Scan Architecture

Leave a Comment


Your email address will not be published. Required fields are marked *

Useful Links

  • Journals
  • For Authors
  • For Referees
  • For Librarian
  • For Socities

Contact Us

Office Number 1128,
Tamani Arts Building,
Business Bay,
Deira, Dubai, UAE

Phone: +971 507 888 742
Email: [email protected]

About Science Alert

Science Alert is a technology platform and service provider for scholarly publishers, helping them to publish and distribute their content online. We provide a range of services, including hosting, design, and digital marketing, as well as analytics and other tools to help publishers understand their audience and optimize their content. Science Alert works with a wide variety of publishers, including academic societies, universities, and commercial publishers.

Follow Us
© Copyright Science Alert. All Rights Reserved