S. Saravanan
School of Computing (SOC), SASTRA University, Thanjavur-613401, India
Har Narayan Upadhyay
School of Electrical and Electronics Engineering, SASTRA University, Thanjavur-613401, India
PDF Fulltext XML References Citation
How to cite this article
S. Saravanan and Har Narayan Upadhyay, 2012. Achieving Low Power Test Pattern By Efficient Compaction Method For SoC Design. Journal of Artificial Intelligence, 5: 244-248.
DOI: 10.3923/jai.2012.244.248
URL: https://scialert.net/abstract/?doi=jai.2012.244.248
DOI: 10.3923/jai.2012.244.248
URL: https://scialert.net/abstract/?doi=jai.2012.244.248