Submit Manuscript

Information Technology Journal

Year: 2007 | Volume: 6 | Issue: 7 | Page No.: 1104-1107
Facebook Twitter Digg Reddit Linkedin StumbleUpon E-mail

Article Trend

Total views 593

Search

Authors

Mountassar Maamoun

Abdelhamid Meraghni

Abdelhalim Benbelkacem

Daoud Berkani

Keywords

This research describes the Extended Physical Addressing bus transactions between the microprocessor-based systems and the external peripherals. This addressing technique, based on the use of software/hardware systems and reduced physical addresses, enlarges the interfacing capacity of the microprocessor-based systems and improves the speed of data exchange. The input of our system hardware part will be connected to the system bus. The output, which is a new bus, will be connected to an external device. To accomplish the bus transactions, the hardware part realizes a conversion of system bus data into new bus addresses. Furthermore, the software part ensures the transfer, with distinct addresses, of the simple data and the data that is intended to be converted. The use of this system with two system addresses and N bit data bus gives a new bus with N bit data bus and 2N physical addressing capacity.
PDF Fulltext XML References Citation

Leave a Comment

Your email address will not be published. Required fields are marked *