Citation to this article as recorded by
Elamaran, V. and H.N. Upadhyay, 2015. Low power digital barrel shifter datapath circuits using microwind layout editor with high reliability. Asian J. Sci. Res., 8: 478-489. CrossRefDirect Link |
Elamaran, V., G. Rajkumar, S.S. Rajpurohit and R.A. Krishnan, 2014. A novel low power adder-subtractor using efficient XOR gates. J. Applied Sci., 14: 1623-1627. CrossRefDirect Link |
Priya, M.G. and K. Baskaran, 2013. High performance low power NOR gate. Int. J. Comput. Sci., Applic., 2: 18-22. Direct Link |
Rajesh, K.S.S.K., S.H.H. Subramani and V. Elamaran, 2014. CMOS VLSI design of low power comparator logic circuits. Asian J. Sci. Res., 7: 238-247. CrossRefDirect Link |
Subramani, S.H.H., K.S.S.K. Rajesh and V. Elamaran, 2014. Low energy, low power adder logic cells: A CMOS VLSI implementation. Asian J. Sci. Res., 7: 248-255. CrossRefDirect Link |
V. Elamaran, N. Raju , Anooj Krishnan , Kalagarla Abhiram 2014. CMOS VLSI Implementation of Adders with Low Leakage Power J. Applied Sci., 14: 1550-1556. CrossRef |
Citation to this article as recorded by
Advances in Automation, Signal Processing, Instrumentation, and Control Lecture Notes in Electrical Engineering |
How to cite this article
M. Geetha Priya, K. Baskaran, D. Krishnaveni and S. Srinivasan, 2012. A New Leakage Power Reduction Technique for CMOS VLSI Circuits. Journal of Artificial Intelligence, 5: 227-232.
DOI: 10.3923/jai.2012.227.232
URL: https://scialert.net/abstract/?doi=jai.2012.227.232
DOI: 10.3923/jai.2012.227.232
URL: https://scialert.net/abstract/?doi=jai.2012.227.232