Abstract:
In this study, we give a review of the current Hardware Transactional Memory (HTM) systems for Multicore processors. Hardware transactional memory systems are classified into the following three categories: how to perform version management and conflict detection, whether to support unbounded transactional memory and whether to support transactions nesting. Finally, we discussed two active research challenges: the relationship between transactional memory and Input/Output operations and Instruction Set Architecture (ISA) supporting.
X. Wang, Zhenzhou Ji, Chen Fu and Mingzeng Hu, 2009. A Review of Hardware Transactional Memory in Multicore Processors. Information Technology Journal, 8: 965-970.
Subscribe Today 
